

METHODS OF FORMING SPIN ON GLASS LAYERS BY CURING REMAINING PORTIONS THEREOF

CLAIM FOR PRIORITY

This application claims priority to Korean Patent Application No. 2001-6985, filed February 13, 2001, the disclosure of which is hereby incorporated herein by reference.

5

FIELD OF THE INVENTION

The invention relates to methods of forming integrated circuits, and more particularly, to methods of forming integrated circuits having spin-on-glass layers.

10

BACKGROUND OF THE INVENTION

As techniques of manufacturing semiconductor devices develop, the integration density of semiconductor devices may increase and associated design rules for forming the semiconductor device may decrease. Accordingly, the distance between adjacent conductive layers on the same layer can decrease and thus, the 15 aspect ratio of the height of a gap between adjacent conductive layers to the width of the gap between adjacent conductive layers increases. Therefore, a method of filling the gap between conductive layers having high aspect ratios may be useful.

It is known to use a Boron Phosphorus Silicate Glass (BPSG) layer and a high density plasma (HDP) oxide layer as an interlayer dielectric layer to fill the gaps 20 discussed above. However, in the case of using the BPSG layer, a temperature of 800 °C or greater may be needed. In the case of using the HDP oxide layer, if the aspect ratio is greater than 2.5, the gap filling capability of the HDP oxide layer may be considerably diminished.

It is known to use a Spin-On-Glass (SOG) layer as an interlayer dielectric layer 25 instead of the BPSG layer and the HDP oxide layer discussed above. The SOG layer exists in a liquid state at room temperature and thus, can exhibit superior gap filling capability if it is densified through a curing process.

FIGS. 1 and 2 are cross-sectional diagrams illustrating a method of patterning a conventional SOG layer. Referring to FIG. 1, a semiconductor substrate 10 on 30 which a predetermined pattern has been formed is coated with a SOG layer 12. Next,

the SOG layer 12 is cured to be densified. However, the lower part of the SOG layer 12 is susceptible to insufficient densification by curing. The lower part of the SOG layer 12, which is not sufficiently densified, may exhibit inferior gap filling characteristics in the subsequent cleaning process, which will be described in detail

5 below.

A hard mask material is deposited on the SOG layer 12 and then, a hard mask pattern 14 is formed by using photolithography and etching. After that, the SOG layer 12 is etched using the hard mask pattern 14 as an etching mask so that a predetermined portion of the semiconductor substrate 10 can be exposed.

10 Referring to FIG. 2, the exposed portions of the semiconductor substrate 10 are cleaned to reduce a contact resistance between the semiconductor substrate 10 and a pad or a contact plug. In the cleaning process, standard cleaning 1 cleaner (mixed liquid of ammonium hydroxide, peroxide and deionized water) can be used. The lower part of the SOG layer 12a, which was not sufficiently cured, can be etched more

15 rapidly than the upper part of the SOG layer 12b which was sufficiently cured.

As described above, the SOG can exhibit the problem in that its lower part is not sufficiently cured. Due to this phenomenon, the profile of a SOG layer pattern may become deteriorated in a subsequent cleaning process as shown by the erratic profile of the layer 12a. In some extreme situations, the lower part of the SOG layer

20 12a may be completely removed, thereby possibly completely destroying the SOG layer pattern. In addition, if the SOG layer is not satisfactorily cured, it may exhibit hydroscopic and outgassing characteristics. These characteristics can bring about contact failure introduced by a deteriorated contact profile and oxidation of metal interconnections caused by absorption of moisture or outgassing.

25

SUMMARY OF THE INVENTION

Embodiments according to the invention can provide methods of forming a Spin-On-Glass (SOG) layer. Pursuant to these embodiments, an SOG layer is formed on an integrated circuit substrate. A first curing process is performed on the SOG

30 layer. Less than all of the SOG layer is removed from the integrated circuit substrate through a mask pattern on the SOG layer to provide a remaining portion of the SOG layer on the integrated circuit substrate. A second curing process is performed on the

SOG layer. The remaining portion of the SOG layer is removed to expose the integrated circuit substrate.

In some embodiments according to the invention, the SOG layer is etched through the mask pattern to form a recess in the SOG layer, wherein the recess has a bottom formed of the SOG layer that is spaced-apart from the integrated circuit substrate by a thickness of the bottom.

In some embodiments according to the invention, etching the bottom is followed by cleaning the integrated circuit substrate and forming a conductive layer in the recess on the integrated circuit substrate.

10 In some embodiments according to the invention, performing the first curing process includes performing the first curing process at a temperature in a range between about 600 °C and about 800 °C for a time in a range between about 20 minutes and about 2 hours.

15 In some embodiments according to the invention, performing the second curing process includes performing the second curing process at a temperature in a range between about 400 °C and about 800 °C for a time in a range between about 10 minutes and about 1 hour.

20 In some embodiments according to the invention, the first and second curing processes are performed using H₂O, O₂, N₂, H₂, NO₂ or a mixture of these gases as an atmospheric gas.

In some embodiments according to the invention, the remaining portion has a thickness that is adequate to prevent oxidation of the integrated circuit substrate during the second curing process. In some embodiments according to the invention, the thickness is in a range between about 300 Ångstroms and about 500 Ångstroms.

25 In some embodiments according to the invention, the etching is performed using a C-F based gas, CO gas, O₂ gas and an inert gas as etching gas, reaction gas and atmospheric gas, respectively. In some embodiments according to the invention, the etching is performed at an RF power in a range between about 1000 Watts and about 2000 Watts at a pressure in a range between about 10 mTorr and about 100 mTorr and a temperature in a range between about 0 °C and about 60 °C for a time in a range between about 20 seconds and about 50 seconds.

In some embodiments according to the invention, the etching is performed using at an RF power in a range between about 1000 Watts and about 2000 Watts at a

pressure in a range between about 10 mTorr and about 100 mTorr and a temperature in a range between about 0°C and about 60 °C for a time in a range between about 5 second and about 30 seconds.

In some embodiments according to the invention, the mask pattern is formed
5 of a polysilicon layer, an aluminum oxide layer (Al_2O_3), an aluminum nitride layer (AlN) or a silicon nitride layer (Si_3N_4).

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1 and 2 are cross-sectional views illustrating a conventional method of
10 patterning a spin-on-glass layer.

FIGS. 3 through 6 are cross-sectional views illustrating method embodiments
of forming integrated circuits including a spin-on-glass layer according to the present
invention.

15 DETAILED DESCRIPTION OF EMBODIMENTS ACCORDING TO THE INVENTION

The invention now will be described more fully hereinafter with reference to
the accompanying drawings, in which embodiments of the invention are shown. This
invention may, however, be embodied in many different forms and should not be
20 construed as limited to the embodiments set forth herein. Rather, these embodiments
are provided so that this disclosure will be thorough and complete, and will fully
convey the scope of the invention to those skilled in the art.

In the drawings, the relative sizes of regions may be exaggerated for clarity. It
will be understood that when an element such as a layer, region, portion, or substrate
25 is referred to as being "on" another element, it can be directly on the other element or
intervening elements may also be present. In contrast, when an element is referred to
as being "directly on" another element, there are no intervening elements present. The
terms used herein are to be given their ordinary meaning unless explicitly defined
otherwise herein.

30 Referring to FIG. 3, an integrated (semiconductor) substrate 100, on which a
pattern (not shown) has been formed, is coated with a Spin-On-Glass (SOG) layer
102. The pattern may be a gate electrode, a bit line electrode or a metal
interconnection. Here, a stopper layer (not shown) may be formed on the integrated

circuit substrate 100 with the predetermined pattern. In some embodiments according to the invention, the stopper layer has the SOG layer 102 thereon. In some embodiments according to the invention, the stopper layer is formed of a silicon nitride layer Si_3N_4 , an aluminum oxide layer Al_2O_3 , an aluminum nitride layer AlN, a 5 titanium nitride layer TiN or a tantalum nitride layer TaN. In some embodiments according to the invention, organic or inorganic SOG materials such as silicate, siloxan or hydrogen silsesquioxane can be used to form the SOG layer 102. Other materials can be used for the SOG layer 102. The SOG layer 102 can have a viscosity of 1.5 to 1.9 and exists in a liquid state at room temperature.

10 The integrated circuit substrate 100 is coated with the SOG layer 102 in a spin coating manner or using other techniques known to those having skill in the art. In some embodiments according to the invention, a rotating wafer (including the integrated circuit substrate 100) is coated with the SOG layer 102 by applying a predetermined amount of SOG material on the rotating wafer using, for example, a 15 dispenser. The wafer can be rotated (on a spin coter) at a speed in a range between about 1000 rpm and about 4000 rpm. The spin coating process can be repeated at least two times depending on the thickness of the SOG layer 102 to be formed, the viscosity of the SOG layer 102 and the speed of the spin coter. As the SOG layer 102 exists in a liquid state at room temperature, it can provide good gap filling capability.

20 Next, a first curing process is performed to densify the SOG layer 102. Preferably, the first curing process is performed at a temperature in a range between about 600 °C and about 800 °C for a time in range between about 20 minutes and about 2 hours. The first curing can be carrier out in an atmosphere of a gas, such as, H_2O , O_2 , N_2 , H_2 , NO_2 or a mixture of these gases. Preferably, H_2O and O_2 are used.

25 A hard mask pattern 104 is formed on the SOG layer 102 by performing a photolithography process and an etching process. In some embodiments according to the invention, the material for a hard mask is a polysilicon layer, an aluminum oxide layer (Al_2O_3), an aluminum nitride layer (AlN) or a silicon nitride layer (Si_3N_4).

Referring to FIG. 4, the SOG layer 102 is etched using the hard mask pattern 30 104 as a mask, to form a recess in the SOG layer 102 to expose a lower portion of the SOG layer 102a, but not expose the integrated circuit substrate 100. The recess is defined by a bottom of the SOG layer 103. Preferably, the bottom 103 is spaced-apart from the integrated circuit substrate 100 (or another layer between the integrated

circuit substrate 100 and the bottom 103) by a thickness T. The thickness T of the bottom 103 can act as a protection layer to prevent oxidation of the integrated circuit substrate 100 during a second curing process. In some embodiments according to the invention, the lower portion of the bottom 103 is etched to a thickness in a range 5 between about 300 Ångstroms and about 500 Ångstroms on the surface of the integrated circuit substrate 100 and to remain on the integrated circuit substrate 100. In other words, the recess is etched to avoid exposing the substrate by not completely removing from the SOG layer 102.

The etching can be performed using C-F based gas, such as C_5F_8 or C_4F_8 or 10 carbon monoxide (CO) gas, with O_2 gas and an inert gas, such as Ar. Preferably, the etching process is performed at an RF power in a range about 1000 Watts and about 2000 Watts at a pressure in a range between about 10 mTorr and about 100 mTorr and a temperature in a range between about 0 °C and about 60 °C, for a time in a range between about 20 seconds and about 50 seconds, and preferably, for about 30 seconds.

15 If the etching process is performed not to leave the lower portion of the SOG layer 102a on the substrate, and a second curing process is performed on the resultant structure, a thick oxide layer may be formed on the exposed portion of the integrated circuit substrate 100, that is, a silicon substrate.

Referring to FIG. 5, a second curing process is performed to densify the lower 20 portion of the SOG layer 102a. The arrows shown in FIG. 5 are used to denote the second curing process performed on the lower portion of the SOG layer 102a. Preferably, the second curing process is performed at a temperature in a range between about of 400 °C and about 800 °C for about 10 minutes to one hour. At this time, preferably, H_2O , O_2 , N_2 , H_2 , NO_2 or a mixture of these gases is used as atmospheric 25 gas and more preferably, H_2O and O_2 are used.

Referring to FIG. 6, the remaining lower portion of the SOG layer 102a is removed by etching using the hard mask pattern 104 as a mask. In some embodiments according to the invention, the etching is performed using a C-F based gas, such as C_5F_8 or C_4F_8 , or carbon monoxide (CO) with O_2 gas and an inert gas such as Ar. In 30 some embodiments according to the invention, the etching process is performed at an RF power in a range between about 1000 Watts and about 2000 Watts at a pressure in a range between about of 10mTorr and about 100 mTorr and a temperature in a range between about 0 °C and about 60 °C, for a time in a range between about 5 seconds

and about 30 seconds, and preferably, for about 15 seconds. If a stopper layer has been formed on the integrated circuit substrate 100, the stopper layer is also etched using the hard mask pattern 104 as a mask.

The exposed portion of the integrated circuit substrate 100 is cleaned. This
5 cleaning process is performed to reduce contact resistance between the integrated
circuit substrate 100 and a pad or a contact plug. At this time, a standard cleaning
1 cleaner (mixed liquid of ammonium hydroxide, peroxide and deionized water) or a
diluted HF solution is used. Preferably, the cleaning process is performed at a
temperature in a range between about 20 °C and about 80 °C for a time in a range
10 between about 2 minutes and about 20 minutes.

A conductive layer is deposited on a gap between SOG layer patterns 102b, thereby forming a pad or a contact plug for electrically connecting the integrated circuit substrate 100 with upper metal layers or contacts. In some embodiments according to the invention, the conductive layer may be a polysilicon layer.

15 In method embodiments according to the invention, a first curing process is performed on the SOG layer, the SOG layer is patterned not to the extent that the lower part of the SOG layer having a predetermined height can be etched and then, a second curing process is performed, so that the lower part of the SOG layer can be sufficiently cured. Therefore, it is possible to address the problems of the prior art in
20 which the profile of a SOG layer pattern is inferior because the lower part of the SOG layer (which is not sufficiently cured) is etched rapidly in a cleaning process. In addition, it is possible to prevent contact failure introduced by the inferior profile of the SOG layer pattern and oxidation of metal interconnections caused by absorption of moisture or outgassing.

25 It should be noted that many variations and modifications can be made to the embodiments described above without substantially departing from the principles of the present invention. All such variations and modifications are intended to be included herein within the scope of the present invention, as set forth in the following claims.